SBSSTC

Fīrozpur, India
Fīrozpur, India
SEARCH FILTERS
Time filter
Source Type

Magotra S.,PIT PTU Main Campus | Kumar K.,SBSSTC
Souvenir of the 2014 IEEE International Advance Computing Conference, IACC 2014 | Year: 2014

Various WSN applications use hierarchical routing protocol for routing sensed data to the sink. LEACH is one of the widely used hierarchical, distributed clustering protocol in WSN. In LEACH, Non-Cluster head Nodes decide to join a cluster head based on Received Signal Strength (RSS) of receiving HELLO packets from CHs making it vulnerable to HELLO Flood attack. A laptop-class adversary node can broadcast packets advertising it as cluster head with higher signal strength, all sensor nodes will select it as cluster head and send join packet into it, thinking that the adversary is in their range and thus, the whole network will be in a state of confusion. Existing solutions for detection of HELLO flood attack are either cryptographic which are less suitable in terms of memory and battery power, or non-cryptographic which involves sending the test packet for detection. This increases communication overhead as the energy required for transmission of the packet is far more than the energy required for processing/calculation. Based on these facts, a non-cryptographic solution for HELLO flood attack detection is proposed in this paper in which the no. of times the test packet is transmitted is greatly reduced. The simulation results showed detection of adversary nodes with minimal communication overhead as the number of test packets sent for detection is reduced from 20-35 to 10-14 (approx.). © 2014 IEEE.


Marwaha A.,Sant Longowal Institute of Engineering And Technology | Kaur G.,SBSSTC
International Journal of Applied Engineering Research | Year: 2015

This paper presents metamaterial inspired methodology to design compact circular patch antennas loaded with complementary split-ring resonators (CSRRs)/complementary spiral resonators (CSRs) operating in ISM band. A metallic disk containing CSRRs or CSRs has been placed horizontally inside the dielectric between the patch and ground plane of the antenna and patch size is scaled down in both the models. The results of the disk, comprising CSRR/CSR, incorporated in circular patch antenna are evaluated and their performances are compared with traditional antenna design. The results reveal that the miniaturization of circular patch antenna with CSR disk loading offer great impedance match and characteristics comparable with those of unloaded patch antenna. The proposed CSR disk loaded antenna designs yield high levels of miniaturization and similar performance to the normal patch antenna operating in same frequency band (2.45GHz to 2.50GHz) than CSRR disk loaded patch antenna. © Research India Publications.


Kaur A.,SBSSTC | Marwaha A.,Sant Longowal Institute of Engineering And Technology
International Journal of Applied Engineering Research | Year: 2015

Antennas employing credits of engineered materials and exhibiting special features are gaining interest with the evolution of communication systems. One of these applications is presented in this work. A new complementary split ring resonator (CSRR) based sensor is proposed for discovering surface cracks of very small size of the order of few micrometers. A resonator is used as a sensing unit to detect non-uniformities in a metal surfaces coated by an insulator layers, as it operates at lower frequencies. Sensing process involves disturbing the electromagnetic field in proximity of small resonators, causing a variation in the resonant frequency. In this paper, a correlation of crack width and depth with shift in the resonant frequency of conventional CSRR and Complimentary Spiral Resonator (CSR) is analyzed. A CSR arrangement can be an advantage to be employed in sensor designing because of operating at a low frequency as compared to CSRR. © Research India Publications.


Grover A.,SBSSTC
Proceedings - 1st International Conference on Artificial Intelligence, Modelling and Simulation, AIMS 2013 | Year: 2014

The increasing market of portable electronics devices and battery powered portable electronic systems is making a pressure to the whole chip design industry to reduce the power dissipation of the electronics circuits so that battery backup can be increased. CMOS SRAM memory consumes almost 55% power of the total digital circuit. It is also said that memories are the power hungry devices in any digital system but today no digital system can be completed without memories. This article is based on the motivation of reduction of the dynamic power in SRAM memory and focuses on the analysis in terms of power dissipation, delay and area of the 7-transistor SRAM memory cell at 90 nm technologies by using the Tanner tool. The article targets towards short circuit power dissipation as well as switching power dissipation. The circuit is characterized by using the 90 nm technology which is having a supply voltage of 1.0 volts and threshold voltage is 0.3 volts. © 2013 IEEE.


Grover A.,SBSSTC
Proceedings - 1st International Conference on Artificial Intelligence, Modelling and Simulation, AIMS 2013 | Year: 2014

One of the techniques to achieve the different challenges in wireless communication systems is MIMO systems which ensure a wide coverage, high throughput and reliable services by enabling spatial dimension and by considering multiple numbers of transmitter and receiver antennas. In this article, the performance of ML and MMSE equalizers has been compared in terms of BER in Frequency selective and flat fading channels. The performance of MMSE is worst in frequency selective channel as compared to others. It has been concluded that the performance of ML is better among these two equalizers, specifically in case of Binary Phase shift Keying. © 2013 IEEE.


Grover A.,SBSSTC
Proceedings of International Conference on Computational Intelligence, Modelling and Simulation | Year: 2013

Wireless communication technology has shown thatthe application of multiple antennas at both transmitter andreceiver sides improve the possibility of high data ratesthrough multiplexing or improve the performance throughdiversity as compare to single antenna systems. In this article,the BER performance of Maximum Likelihood (ML) -VerticalBells Lab Layered Space Time Architecture (V-BLAST)Spatial Multiplexing Technique using BPSK and QPSK hasbeen investigated in Rayleigh flat fading channel.Furthermore, the comparison of different multiple antennaconfigurations with BPSK and QPSK have been considered inthe given channel. It has been concluded that ML-VBLASTdecoding technique using BPSK modulation scheme givesbetter results than QPSK modulation technique in Rayleighchannel. More optimal results have been observed for 1×4antenna configuration for ML-V-BLAST system in Rayleighchannel. © 2013 IEEE.


Grover A.,SBSSTC
Proceedings of International Conference on Computational Intelligence, Modelling and Simulation | Year: 2013

The reduction in the operating voltage play a majorrole in improving the performance of the integratedcircuits.Apart from that lesser power consumption, reducedarea and smaller size of transistors are also the vital factors inthe design criteria and fabrication of the systems. This articleapproaches towards the increasing performance of the systemsby comparing different types of adder circuits. In this article, anew circuit has been designed using the TG technology. Basedon different parameters like average power consumption anddelay, it has been observed that the Carry look-ahead adderand Carry bypass adder consumes more power. TheComparative analysis of TG based 8-bit different AdderDesigns using 180nm technology using TANNER tool has beenconsidered. © 2013 IEEE.


Grover A.,SBSSTC
Proceedings of International Conference on Computational Intelligence, Modelling and Simulation | Year: 2013

In this article the comparison of GDI and TG basedReversible Comparator circuits using 90 nm and 180 nmTechnology has been considered. Because of the applications ofthese circuits in different fields, these are also considered asfundamental requirement in quantum computing. Heretransistor implementation of the reversible gates is done byusing a combination CMOS-GDI circuit, TG Circuits, whichprovides the optimal solution for combinational logic, saving1/3 the power, half the area and 10% in delay relative to aCMOS implementation. GDI circuits provide some measure ofenhanced hazard tolerance and are more suitable for lowvoltage operation. Here transistor implementation of reversiblegates is done by using Tanner tools and H-spice tools. © 2013 IEEE.


Thind D.K.,SBSSTC | Jindal S.,SBSSTC
Procedia Computer Science | Year: 2015

Digital watermarking was introduced due to rapid advancement of networked multimedia systems. It was developed to enforce copyright technologies for protection of copyright ownership. This technology is first used for still images but recently they have been developed for other multimedia objects such as audio, video etc. In this paper a new digital video watermarking scheme is proposed which combines Discrete wavelet transform (DWT) and Singular Value Decomposition (SVD) in which watermarking is done in the high frequency sub band and then various attacks have been applied. Tests have been undergone to check the proposed scheme for robustness and imperceptibility. © 2015 The Authors.


Sukhija P.,SBSSTC | Behal S.,SBSSTC | Singh P.,SBSSTC
Procedia Computer Science | Year: 2016

Face recognition is one of the most challenging aspect in the field of image analysis. Face recognition has been a topic of active research since the 1980's, proposing solutions to several practical problems. Face recognition is probably the biometric method that is used to identify people mainly from their faces. However, the recognition process used by the human brain for identifying faces is very challenging. In this paper, a Genetic Algorithm (GA) based approach is proposed for face recognition. The proposed algorithm recognizes an unknown image by comparing it with the known training images stored in the database and gives information regarding the person recognized. The proposed algorithm is then compared with other known face recognition algorithms viz: Principal Component Analysis(PCA) and Linear Discriminate Analysis (LDA) algorithms. It has been observed that the recognition rate of the proposed algorithm is better. © 2016 The Authors. Published by Elsevier B.V.

Loading SBSSTC collaborators
Loading SBSSTC collaborators