Entity

Time filter

Source Type

Chennai, India

Sathyabama University is a private university at Chennai in Tamil Nadu, India, founded in 1988 as Sathyabama Engineering College by Jeppiaar Educational Trust and inaugurated by then Chief Minister of Tamil Nadu, Janaki Ramachandran. It was formerly known as Sathyabama Institute of Science and Technology . The university is headed by Jeppiaar, a former politician under the late M. G. Ramachandran. It is a Christian minority institution.The Ministry of Human Resources Development declared the college a 'Deemed University' on 16 July 2001 and as a 'University' on 13 September 2006, under section 3 of the UGC Act. According to the 2010 University Web Ranking website Sathyabama was ranked 5th among universities in Chennai. In a recent report by Outlook India, Sathyabama University has been ranked as the 86th best university in India.Nationally, the university has gained an unsavory reputation, along with other institutions established by Jeppiaar for repressing social interaction between students of different genders and for a series of draconian rules. Wikipedia.


Anuradha Jabasingh S.,Sathyabama University
International Biodeterioration and Biodegradation | Year: 2011

The present study is aimed at simultaneous cellulase synthesis and coir pith degradation by Aspergillus nidulans using coir pith as chief substrate. The lignocellulosic biomass, coir pith is known to be an excellent carbon source for microbial cellulase production under solid state fermentation. The alkali pretreatment with sodium hydroxide was seen to enhance enzymatic hydrolysis. The effect of coir pith weight, moisture content, initial pH and growth temperature on cellulase activity and yield were investigated by response surface methodology (RSM) employing a four-factor-five-level central composite design (CCD). The results of Fourier transform infrared spectroscopy (FTIR), X-Ray diffraction (XRD) and Scanning electron microscopy (SEM) of coir pith showed structural changes through pretreatment, in favor of enzymatic hydrolysis. Maximum carboxy methyl cellulase activity (CMCase) of 28.64 U/g and cellulase yield of 66.32% were achieved with 8 g coir pith at 70% moisture content and 40 °C temperature with pH 5 as evident from run numbers 25 and 30. Filter paper (FPase) and cellobiase (CBase) activities of 10.23 U/g and 4.31 U/g respectively were observed on the 11th day after the inoculation. © 2011 Elsevier Ltd. Source


Sivachidambaranathan V.,Sathyabama University
International Journal of Applied Engineering Research | Year: 2014

The use of soft-switching techniques, alleviates switching loss problems and allows a significant increase in the converter switching frequency. Under constant frequency, the filter designs are simplified and utilisation of magnetic components are improved. The LCC-Series Parallel Resonant Converter (SPRC) takes on the desirable characteristics of the pure series and the pure parallel converter, thus removing the main disadvantages. In the present work Bi-directional Series Parallel Resonant Converter are designed with improved power factor, and the simulation results are presented. © 2014, Research India Publications. Source


Ravi T.,Sathyabama University
International Journal of Applied Engineering Research | Year: 2015

The electronic industries focus power is the major constrains for the development of electronic system. In recent VLSI design millions of components are integrated then the leakage power tends to play a major role in the total power consumption. The main objective of this paper is to overcome the drawbacks of Tri-model logic system and a proposed Hybrid drowsy logic is used to design the RISC processor architecture. The RISC architecture functional blocks are designed using hybrid drowsy logic, which works in sleep, drowsy and active, modes. The proposed architecture is designed and analysed in HSPICE environment using sub-nanometer CMOS technologies. The performances such as transient and power analysis in different CMOS technologies claim that the proposed RISC architecture design is more power efficient, which is suitable for low power applications. © Research India Publications. Source


Saravanan M.,SRM University | Nanda A.,Sathyabama University
Colloids and Surfaces B: Biointerfaces | Year: 2010

New enzymatic approaches using bacteria and fungi for the synthesis of nanoparticles in both intra- and extracellular are playing an advanced key role in pharmacotherapeutics. In the present study we have reported on the use of fungus Aspergillus clavatus for the extracellular synthesis of bionanoparticles from silver nitrate (AgNO3) solution. The bionanoscale particles were characterized by UV-visible spectroscopy, thin layer chromatography, atomic force microscopy (AFM) and FTIR. The synthesized bionanoscale particle showed a maximum absorption in the visible region of 420nm. The AFM study of bionanoscale particle ranged in the size of 550-650nm. The analysis was carried out by TLC and FTIR to identify the biomolecules responsible for the bioreduction of silver ion and capping of the bioreduced silver nanoparticles. The present study analyzes the antimicrobial activity of the silver nanoparticles synthesized from A. clavatus against MRSA and MRSE, which showed the maximum activity against MRSA, followed by MRSE. © 2010 Elsevier B.V. Source


Mathan N.,Sathyabama University
Biosciences Biotechnology Research Asia | Year: 2014

CNTFET is a novel device that is projected to outperform scaled CMOS technologies.Multiplier is one of the very important hardware blocks such as FIR filters, digital signal processors etc.The performance speed of the multiplier often affects the overall speed performance in VLSI systems. On the whole, multiplication employs most of the execution time in many Digital signal processor (DSP) devices. So, high speed multiplier is greatly desired. In this paper, a high speed existing radix-4 multiplier based Shannon adder is analysed intensively. To achieve an efficient radix-4 multiplier, the proposed hybrid adder was implemented for further power reduction in high speed parallel radix-4 multiplier circuits. The proposed radix-4 multiplier is more desirable for obtaining the low power consumption, less propagation delay and efficient power delay product. Simulations are executed using Synopsys HSpice in 32nm CMOS and 32nm CNTFET Technologies. The simulation results exhibits the transcendences of the proposed structures in terms of Power consumption, propagation delay and Power delay product compared to the advanced technology of CMOS and CNTFET based designs. Source

Discover hidden collaborations