Colorado Springs, CO, United States

Microelectronics Research Development Corporation

www.micro-rdc.com
Colorado Springs, CO, United States
SEARCH FILTERS
Time filter
Source Type

Grant
Agency: Department of Defense | Branch: Air Force | Program: SBIR | Phase: Phase II | Award Amount: 749.96K | Year: 2015

ABSTRACT: The E-Band frequency bands from 71 to 76 GHz and 81 to 86 GHz have been designated for satellite down- and uplinks, and have gained an increased interest. The wide bandwidth in excess of 1GHz allows the use of low order modulation schemes and simple receiver implementation. In other words, coarser Analog to Digital converters (ADC) and Digital to Analog (DAC) converters can be used in the RF front end. In this research, we will design the ADC and DAC using Second Order Delta Sigma Modulation techniques which achieve equivalent high oversampling by adding multiple paths and interleaved sampling while keeping the base sampling frequency low. The objective is to add paths to meet the requirement for 1GHz bandwidth and 9 bits effective number of bits. With Delta Sigma Modulation we can design monolithic System on a Chip solutions with integrated ADCs and DACs. The high density of the technology node can be exploited for implementing the System on a Chip capable of processing the high band width signals and providing the high speed host interface for space-borne communication systems. The Delta Sigma Modulators will be taped out in the Radiation Hardened 32nm SOI CMOS process. BENEFIT: Communication in the E-Band has established itself not only in point to point terrestrial links, but also satellite links to ground and inter satellite communications. The ADC and DACs developed in this project have a growing market in commercial E-Band communications. By designing the ADC and DAC using the Radiation Hardened 32nm SOI process, monolithic System on a Chip solutions with integrated ADC and DACs can be developed that save on cost, power and size while achieving the multi-GHz bandwidth requirements for E-Band communication in Space. Due to the high bandwidth required in E-Band, the ADC and DACs designed in this project can more than satisfy the demands for WiFi and 5G monolithic System on a Chip radio solutions where we can tradeoff bandwidth for even more power savings. Therefore, the demand for the chips extend beyond E-band and can benefit from higher volumes in these bands to expand the market and reduce costs.


Grant
Agency: National Aeronautics and Space Administration | Branch: | Program: SBIR | Phase: Phase I | Award Amount: 125.00K | Year: 2014

Radiation Hardened Application Specific Integrated Circuits (ASICs) provide for the highest performance, lowest power and size for Space Missions. In order to dramatically reduce the development cycle and reduce the cost to tapeout Rad Hard ASICs, we propose a Structured ASIC approach. In this approach we fix an array of complex logic cells and provide a fixed Area Array for I/O pads supporting in excess of 400 CMOS GPIO pins. In addition, we fix the power grid and the pins associated with power (core and I/O) and ground. Thus, we require only routing in a subset of the metal layers in order to configure the Structured ASIC to a specific design. This leads to substantial reduction in design and verification time to tapeout, and results in reduced cost by requiring a subset of Mask changes per design. In this work, we will build on existing 90nm Silicon proven Radiation Hardened Structured ASIC platform and develop a Structured ASIC platform at the 45nm SOI technology node with the objective to increase the clock speeds to hundreds of MHz with SEU mitigation in sequential logic. We will also use High Density Interconnect (HDI) for packaging the Die in BGA and LGA packages. The HDI design does not change for each configuration of the Structured ASIC so that the same benefits of Structured ASIC are extended to packaging the part with high pinout and high speed I/O requirements eliminating layout design costs.


Grant
Agency: Department of Defense | Branch: Air Force | Program: SBIR | Phase: Phase II | Award Amount: 749.96K | Year: 2011

ABSTRACT: Micro-RDC will develop a low power, radiation hardened memory compilers suitable for use in current and future satellite missions. The memory compilers can quickly generate embedded memory blocks hardened against Total Ionizing Dose effects, Single Event Upsets, Single Event Latch-up, and Single Event Transients. The memory compiler supports a variety of different attributes including word length, aspect ratio, and memory types for several foundry processes and feature sizes to meet various application and radiation requirements. The BAE 150nm technology and the IBM 90nm Bulk plus IBM 45nm SOI processes will each have an SRAM compiler to provide a MegaRAD level Radiation Hardened-By-Design solution. These embedded SRAM blocks either have been, or will be fabricated and verified to meet the radiation hardened levels of this solicitation. The IBM 45nm 12SOI process is also supported to provide an advanced deep sub-micron SOI commercial foundry solution. The Micro-RDC compiler will supply all of the Computer Aided Design (CAD) files required to integrate with standard ASIC design flows. BENEFIT: High performance ASICs are expected to provide most of the processing functions in advanced satellite systems. These devices require large amounts of on-chip memory to prevent memory bandwidth limitations from stalling the processors. In the commercial realm, memory compilers are used to quickly and automatically design embedded memory blocks with a variety of different attributes including word size, aspect ratio, memory type, access time, and power dissipation. ASICs for space applications are not supported by standard commercial memory compilers. This is due to the complications associated with developing compilers to incorporate the unique aspects of space electronics such as radiation hardness, low power, and reliability. The Low Power, Radiation Hardened Memory Compiler developed under this effort provides a cost effective means for system designers to develop Radiation Hardened ASICs for space systems. Micro-RDC will enhance and maintain the Radiation Hardened Embedded Memory Compiler as fabrication technologies advance funding these activities out of commercial sales. This will provide an up-to-date compiler independent of fabrication facility that keeps to date with cost-effective volume of scale manufacturing for Radiation Hardened Embedded Memory.


Grant
Agency: National Aeronautics and Space Administration | Branch: | Program: SBIR | Phase: Phase II | Award Amount: 1.50M | Year: 2015

Radiation Hardened Application Specific Integrated Circuits (ASICs) provide the highest performance, lowest power and smallest size ICs for Space Missions. To dramatically reduce the development cycle, and reduce cost to tape out, Micro-RDC proposes a Structured ASIC approach. In this methodology, we fix an array of complex logic cells and provide a fixed area array for I/O pads supporting in excess of 400 Complementary Metal-Oxide Semiconductor (CMOS) General Purposes Input/Output (GPIO) pins. In addition, we fix the power grid and the pins associated with power (core and I/O) and ground. Thus, we require only routing in a subset of the metal layers to configure the Structured ASIC for a specific design. This leads to substantial reduction in design and verification time to tape out. Costs are reduced by requiring a subset of mask changes per design. In this work, we will build on Micro-RDC's existing 90nm silicon-proven Radiation Hardened Structured ASIC platform. We will develop a Structured ASIC platform at the 45nm SOI technology node. The objective is to increase clock speeds to hundreds of MHz. Single Event Upset (SEU) immunity is achieved in the sequential logic using Temporal Latch® Technology. We will provide turnkey Register Transfer Language (RTL) to GDSII capability for Radiation Hardened ASICs.


Grant
Agency: National Aeronautics and Space Administration | Branch: | Program: SBIR | Phase: Phase I | Award Amount: 125.00K | Year: 2016

Manned and robotic space missions require high-performance electronic control systems capable of operating for extended periods in harsh environments subject to radiation, extreme temperatures, vibration and shock. Semiconductor technologies capable of meeting these demanding requirements tend to have limited capabilities, are expensive, and are not easily configured for specific mission requirements. Leading-edge applications will benefit from the ability to implement high speed interconnect protocols between host processors and system slaves, such as sensors, actuators, power managers, imagers and transceivers. The development of a Radiation Hardened Serializer/Deserializer (SERDES) embedded macro is proposed for insertion into digital integrated circuits (ICs) suitable for scalable single and multi-core processors, special purpose logic functions and scalable memory blocks on a space-qualified, radiation hardened integrated circuit digital fabric. A NASA-funded Structured ASIC architecture is under development at Micro-RDC, capable of meeting space-grade requirements while creating a cost-effective, quick-turn development environment. The SASIC fabric will implement known Radiation-Hardened-By-Design (RHBD) techniques on an advanced 32nm CMOS SOI process, supporting high-density, high-speed low-power implementations. A unique Digital Logic Tile architecture with through-seal-ring connections allows the designer to define single or multi-core processors, dedicated logic functions, scalable memory blocks and user-defined I/Os; all on a single, scalable integrated circuit. The 32nm platform (fabric) development incorporates the RHBD building-blocks (e.g. flip-flops, gates, distributed memory, block memory, I/O) required for the systems designer to implement functional blocks for application-specific requirements. During this project a high speed SERDES physical layer macro will be developed for insertion into more complex digital processing elements.


Grant
Agency: Department of Defense | Branch: Air Force | Program: SBIR | Phase: Phase I | Award Amount: 150.00K | Year: 2014

The E-Band frequency bands from 71 to 76 GHz and 81 to 86 GHz have been designated for satellite down- and uplinks, and have gained an increased interest. The wide bandwidth in excess of 1GHz allows the use of low order modulation schemes and simple receiver implementation. In other words, coarser Analog to Digital converter (ADC) and Digital to Analog (DAC) converters can be used in the RF front end. For low IF even higher bandwidths may be required. In this research, we propose to implement the ADC and DAC using Delta Sigma Modulation techniques which achieve equivalent high oversampling by adding multiple paths and interleaved sampling while keeping the base sampling frequency low. With Delta Sigma Modulation we can design and tapeout monolithic System on a Chip solutions with integrated ADCs and DACs. The Delta Sigma Modulators will be designed and taped out in the Radiation Hardened 32nm SOI CMOS process. The high density of the technology node can be exploited for implementing the System on a Chip capable of processing the high band width signals and providing the high speed Host interface.


Grant
Agency: Department of Defense | Branch: Air Force | Program: SBIR | Phase: Phase I | Award Amount: 150.00K | Year: 2014

ABSTRACT: Central Processing Units (CPUs) continue to grow in complexity while introducing higher speed clocks required to process data at extreme speeds. Advanced space grade, radiation-hardened processors are following this trend as processing requirements in space become more demanding, but for the full benefit to be derived from to faster CPUs support circuits must be developed that can match their speed requirements. A key component required to achieve high system throughput is a cache memory performance-matched to the CPU, including speed, radiation tolerance and power consumption. Discrete cache memories have been commercially available for many years built using various processes. Most products today are built in CMOS but do not deliver the speeds and radiation tolerance required of future space-grade systems. The goal of this project is to design and produce cache memory capable of supporting high performance space-grade CPUs with no wait-state memory accesses. Cache memory sizes must be sufficient to allow the CPU to operate at optimal speed while meeting all of the radiation, temperature and power supply parameters of the associated circuitry. Micro-RDC possesses design expertise, intellectual property and design tools capable of addressing these leading- edge goals with deliverables capable of supporting system requirements in the foreseeable future. BENEFIT: Delivery of cache memory performance-matched to high speed radiation hardened CPUs will support increased throughput of communications channels in satellite transponders as well as support other types of compute-intensive applications such as image processing and resource management. A high density 16 Mb monolithic SRAM L2 cache that can perform accesses at the MPU core frequency will significantly improve system processing performance.


Grant
Agency: Department of Defense | Branch: Air Force | Program: SBIR | Phase: Phase I | Award Amount: 150.00K | Year: 2014

ABSTRACT: High density radiation-hardened non-volatile memory continues to be a limiting factor in the design of systems for use in space environments. Non-volatile memories can support a number of storage applications, such as CPU configuration, flight control systems, flight data recording, image capture, store and forward communications and the list goes on. A high density non-volatile memory with strategic radiation characteristics could replace other technologies such as volatile (SRAM, DRAM) solid state memories as well as slow hard disk drives. If aggressive density and performance goals could be delivered in a solid state memory, systems designers could add significant processing and storage capabilities without sacrificing space, weight or power consumption. To date, no multi-megabyte solution has been developed capable of meeting the needs of extended space operation. The goal of this project is to develop and deliver a high density non-volatile memory capable of supporting a wide range of applications in space. Targeted applications include configuration/program memory for CPUs and FPGAs, non-volatile backup for volatile working memory, flight control systems (autopilot), image capture and processing, communications data buffers, and mass storage replacement for electro-mechanical disk storage. BENEFIT: Delivery of high density radiation-hardened non-volatile memory allows systems designers to add capabilities for data processing and data storage not previously possible. High density solid state storage supports high speed memory accesses while providing improved data integrity. Power consumption, reliability and footprint will be improved compared to current electro-mechanical solutions.


Patent
Microelectronics Research Development Corporation | Date: 2012-11-21

This invention relates to radiation hardened charge pumps for electronic circuitry.


The invention relates to devices and methods which implement a reconfigurable network-on-a-chip (NoC) multiple-input-multiple-output (MIMO) orthogonal frequency division multiplexing (OFDM) application specific integrated circuit (ASIC) architecture which fully implements a 44 MIMO OFDM receiver and transmitter, which has a radiation hardened phase-locked loop (PLL) that provides a 1 GHz or 500 MHz clock to a NoC switch fabric, and at least two NoC Clusters on said NoC switch fabric, an Up/Down conversion cluster and a main MIMO OFDM and Single Carrier system cluster.

Loading Microelectronics Research Development Corporation collaborators
Loading Microelectronics Research Development Corporation collaborators