Leibniz Institute of Innovations for High Performance Microelectronics

Frankfurt, Germany

Leibniz Institute of Innovations for High Performance Microelectronics

Frankfurt, Germany

Time filter

Source Type

Grant
Agency: European Commission | Branch: FP7 | Program: CP | Phase: ENV.2013.WATER INNO&DEMO-1 | Award Amount: 3.24M | Year: 2014

The need for providing high quality water to citizens and to reduce damages produce by floods and droughts has motivated research and development of many software-based decision support systems (DSSs). However, despite the notable technical advances DSSs, most of the water infrastructures in Europe are still managed by expert operators based on traditional best practices but with little support from these new smart tools. The objective of SAID project is to involve the final users and the SMEs in order improve the production and deployment of more smart water management systems in Europe. The project will focus in the deployment and evaluation of a complex demonstrator, composed by several heterogeneous and innovative DSSs in the same river basin. This demonstrator, in the south of Spain, represents many similar basins in Europe, and will be based on cutting-edge DSS technologies in four areas: flood control (including the optimization of dam management), quality of water, energy production and energy consumption. The feedback from the final users will drive the improvement of the DSSs and the development and validation of a software platform that facilitate the integration of existing and future DSSs. SAID project will be carry out by water management authorities, companies operating water infrastructures, SMEs that produce DSS and research centers with proved knowledge in techniques and technologies for real-time data monitoring, environmental modeling, simulation and optimization of the water related elements. SAID will contribute to the initial action 1 (Smart water management systems) identified in the priority 4.7 Decision support systems and monitoring in the Strategic Implementation Plan of the EIP on Water.


Grant
Agency: European Commission | Branch: H2020 | Program: RIA | Phase: NMBP-02-2016 | Award Amount: 7.43M | Year: 2017

Power electronics is the key technology to control the flow of electrical energy between source and load for a wide variety of applications from the GWs in energy transmission lines, the MWs in datacenters that power the internet to the mWs in mobile phones. Wide band gap semiconductors such as GaN use their capability to operate at higher voltages, temperatures, and switching frequencies with greater efficiencies. The GaNonCMOS project aims to bring GaN power electronic materials, devices and systems to the next level of maturity by providing the most densely integrated materials to date. This development will drive a new generation of densely integrated power electronics and pave the way toward low cost, highly reliable systems for energy intensive applications. This will be realized by integrating GaN power switches with CMOS drivers densely together using different integration schemes from the package level up to the chip level including wafer bonding between GaN on Si(111) and CMOS on Si (100) wafers. This requires the optimization of the GaN materials stack and device layout to enable fabrication of normally-off devices for such low temperature integration processes (max 400oC). In addition, new soft magnetic core materials reaching switching frequencies up to 200 Mhz with ultralow power losses will be developed. This will be assembled with new materials and methods for miniaturised packages to allow GaN devices, modules and systems to operate under maximum speed and energy efficiency. A special focus is on the long term reliability improvements over the full value chain of materials, devices, modules and systems. This is enabled by the choice of consortium partners that cover the entire value chain from universities, research centers, SMEs, large industries and vendors that incorporate the developed technology into practical systems such as datacenters, automotive, aviation and e-mobility bikes


Grant
Agency: European Commission | Branch: H2020 | Program: RIA | Phase: FETOPEN-01-2016-2017 | Award Amount: 3.98M | Year: 2017

SUMCASTEC explores radically new approach for cancer stem cells (CSCs) real time isolation (i.e. within minutes vs current 40 days) and neutralization. A novel micro-optofluidic lab-on-chip (LOC) platform will be developed through a joint and iterative effort by biologists, clinicians and engineers. For the first time, a single LOC will be capable of delivering ultra-wide broadband radiation to compare cell spectral signatures, image subcellular features, and hence modulate CSCs microenvironment conditions with unprecedented space and time resolution. It will be driven to isolate CSCs from heterogeneous differentiated and stem cell populations, and force CSCs differentiation, ultimately inducing sensitivity to anticancer treatments. Extensive in vitro and in vivo testing along with biophysical modelling will validate the approach and establish the proof-of-principle within the project life-time, while laying the groundwork for further development of future electrosurgical tools that will be capable CSCs neutralization in tissue. This will not only establish a new line of treatment for brain cancers such as Glioblastoma Multiforme and Medulloblastoma, whose initiation and recurrence were linked to CSCs, and that claim tremendous human and economic tolls, worldwide; it will also push the current boundaries of microbiological analysis by enabling microenvironment characterization/manipulation and real-time ionic channels monitoring without cytotoxic patch-clamping or electron microscopy. By investing in efforts such as SUMCASTECs, Europe will stand at the forefront of global biomedical innovation and push through a similar miniaturization trend as the one that propelled mobile communications, yet with much deeper societal impact. All the required competences are gathered within this consortium. The ambitious objectives of the project are planned over 42 months with a requested grant of 3 978 517,5 .


Grant
Agency: European Commission | Branch: H2020 | Program: RIA | Phase: ICT-14-2014 | Award Amount: 7.23M | Year: 2015

Small Cells, Cloud-Radio Access Networks (C-RAN), Software Defined Networks (SDN) and Network Function Virtualization (NVF) are key enablers to address the demand for broadband connectivity with low cost and flexible implementations. Small Cells, in conjunction with C-RAN, SDN, NVF pose very stringent requirements on the transport network. Here flexible wireless solutions are required for dynamic backhaul and fronthaul architectures alongside very high capacity optical interconnects. However, there is no consensus on how both technologies can be most efficiently combined. 5G-XHaul proposes a converged optical and wireless network solution able to flexibly connect Small Cells to the core network. Exploiting user mobility, our solution allows the dynamic allocation of network resources to predicted and actual hotspots. To support these novel concepts, we will develop: 1) Dynamically programmable, high capacity, low latency, point-to-multipoint mm-Wave transceivers, cooperating with sub-6-GHz systems; 2) A Time Shared Optical Network offering elastic and fine granular bandwidth allocation, cooperating with advanced passive optical networks; 3) A software-defined cognitive control plane, able to forecast traffic demand in time and space, and the ability to reconfigure network components. The well balanced 5G-XHaul consortium of industrial and research partners with unique expertise and skills across the constituent domains of communication systems and networks will create impact through: a) Developing novel converged optical/wireless architectures and network management algorithms for mobile scenarios; b) Introduce advanced mm-Wave and optical transceivers and control functions; c) Support the development of international standards through technical and techno-economic contributions. 5G-XHaul technologies will be integrated in a city-wide testbed in Bristol (UK). This will uniquely support the evaluation of novel optical and wireless elements and end-to-end performance.


Grant
Agency: European Commission | Branch: H2020 | Program: RIA | Phase: ICT-25-2015 | Award Amount: 3.44M | Year: 2015

New computing paradigms are required to feed the next revolution in Information Technology. Machines need to be invented that can learn, but also handle vast amount of data. In order to achieve this goal and still reduce the energy footprint of Information and Communication Technology, fundamental hardware innovations must be done. A physical implementation natively supporting new computing methods is required. Most of the time, CMOS is used to emulate e.g. neuronal behavior, and is intrinsically limited in power efficiency and speed. Reservoir computing (RC) is one of the concepts that has proven its efficiency to perform tasks where traditional approaches fail. It is also one of the rare concepts of an efficient hardware realization of cognitive computing into a specific, silicon-based technology. Small RC systems have been demonstrated using optical fibers and bulk components. In 2014, optical RC networks based integrated photonic circuits were demonstrated. The PHRESCO project aims to bring photonic reservoir computing to the next level of maturity. A new RC chip will be co-designed, including innovative electronic and photonic component that will enable major breakthrough in the field. We will i) Scale optical RC systems up to 60 nodes ii) build an all-optical chip based on the unique electro-optical properties of new materials iii) Implement new learning algorithms to exploit the capabilities of the RC chip. The hardware integration of beyond state-of-the-art components with novel system and algorithm design will pave the way towards a new era of optical, cognitive systems capable of handling huge amount of data at ultra-low power consumption.


Grant
Agency: European Commission | Branch: H2020 | Program: RIA | Phase: COMPET-01-2014 | Award Amount: 3.12M | Year: 2015

The growing complexity of space systems is creating the need for high speed networking technologies to interconnect the different elements of a spacecraft. This interest has spurred initiatives by both ESA and NASA to define the next generation networking technologies for Space. In both cases, Ethernet has been the preferred choice due to its wide adoption in terrestrial applications and because it is fully specified in standards to ensure interoperability. The requirements for integrated circuits that have to operate in space are very different from those that are used in terrestrial applications. In particular, the radiation is much more intense and causes several types of effects on the devices that compromise their reliability. Therefore, special rad-hard design and manufacturing techniques are needed for devices that will operate in space. This means that to implement Ethernet in space systems, rad-hard Ethernet components have to be designed. The goal of this proposal is to design and manufacture rad-hard Ethernet PHYs (Physical layer transceivers). In particular a 10/100Mbps PHY is targeted as the first short term objective. This device will enable the use of Ethernet in space systems and also provide the starting point for the long term objective of implementing a Gigabit Ethernet PHY for space. To that end, the proposal includes a feasibility study and also contributions to the 1000BASE-T-1 Ethernet standard. To implement the Ethernet PHYs, the consortium has significant analogue (Arquimea) and digital (IHP) design capabilities. In addition, it has also experience on the upper layers of Ethernet and its use in Space systems (TTTech) and on the design and implementation of Ethernet PHYs and Ethernet standards (Universidad de Nebrija). Finally, the electronic technology and manufacturing capabilities are also covered (ATMEL) as are the space system perspective and testing (Thales Alenia Space Spain).


Grant
Agency: European Commission | Branch: H2020 | Program: RIA | Phase: PHC-26-2014 | Award Amount: 4.58M | Year: 2015

myAirCoach aims to develop a holistic mHealth personalised asthma monitoring system empowering patients to manage their own health by providing user friendly tools to increase the awareness of their clinical state and effectiveness of medical treatment. This will be achieved through a multi-disciplinary approach aiming at the development of an ergonomic, compact and efficient sensor-based inhaler that will be in continuous communication with a mobile device. This sensing infrastructure will have the capability of automated monitoring of several clinical, behavioural and environmental factors in realistic conditions. A pipeline of advanced analysis, processing and computational modelling techniques, dealing with raw measurements, extracted features, indicators, and personal profile data representation will ensure clinical state awareness and a timely optimal treatment. Besides, a personal mHealth guidance system will empower patients to customize their treatment towards personalised preset goals and guidelines, either automatically or driven by healthcare professional in a telemedicine manner. In this context, myAirCoach will give to clinicians early indications of increasing symptoms or exacerbations, while making an important contribution in successfully self-management of asthma. The myAirCoach framework will be quantified and evaluated in two test campaigns with carefully designed cohorts of patients in three testing sites. Besides the obvious necessity of the test campaigns to ground the myAirCoach patient models and framework with data, the objective formal validation of the results is expected to lead to increased confidence in the myAirCoach approach and in ICT decision support and self-management systems in general. The impact of such a holistic and innovative approach is huge and the foundations laid here are expected to result in a widespread adoption of sensor-based self-management systems not only in asthma, but also in other respiratory diseases.


Grant
Agency: European Commission | Branch: H2020 | Program: RIA | Phase: COMPET-06-2014 | Award Amount: 1.04M | Year: 2015

The project aims to realize a strong methodology for the development and design of a radiation hard non-volatile memory technology by using standard CMOS silicon processing. Since standard silicon memories, such as flash memories tend to fail under irradiation, a new approach is envisaged: the development of a specific memory technology, so called resistive random-access memory (RRAM), which is able to sustain heavy ions and other charged particles. The switching effect of RRAM devices is caused by chemical Redox-reactions, therefore, radiation effects like total ionizing dose and single event effects dont affect the switching mechanism. Semiconductor memories, among rad hard integrated circuit scenario, are one of the most critical topics for space applications. Actually both volatile and nonvolatile memories, excluding few exceptions, are integrated using standard processes and standard architectures. This means that the final device is typically at least Rad tolerant and not Rad Hard and failure during mission is avoided using Error Correcting Code techniques including redundancy at the board level. The basic goal of the project is to give a methodology for the development of a new rad-hard nonvolatile RRAM memory with high-performance features like good retention, re-programmability and cycling, and realize a prototype (1Mbit RRAM memory) in order to validate the approach.


Patent
Leibniz Institute of Innovations for High Performance Microelectronics | Date: 2016-04-21

A diode is described which comprises a light-sensitive germanium region (5) located on a waveguide (2) made of silicon or silicon germanium and which has lateral dimensions in a direction transverse to a direction of light propagation in the waveguide that are identical or at most 20 nm per side shorter in comparison with the waveguide.


Grant
Agency: European Commission | Branch: H2020 | Program: RIA | Phase: ICT-27-2015 | Award Amount: 3.42M | Year: 2016

DIMENSION establishes a truly integrated electro-optical platform, extending the silicon (Bi)CMOS and silicon photonics platform with III-V photonic functionality. The III-V integration concept is fully CMOS compatible and offers fundamental advantages compared to state-of-the art integration approaches. After bonding and growing ultra-thin III-V structures onto the silicon front-end-of-line, the active optical functions are embedded into the back-end of line stack. This offers great opportunities for new innovative devices and functions at the chip-level but also for the assembly of such silicon devices. As processing takes place on silicon wafers, this project has the unique opportunity to bring the cost of integrated devices, with CMOS, photonic and III-V functionality, down to the cost of silicon volume manufacturing. Such a platform has the potential to allow Europe to take a leading position in the field of high functionality integrated photonics. Moreover, the project demonstrators adhere to standards such as IEEE802.3, 25G optical components and low-power electronics, thus opening a viable route towards ultra-low-cost high-performance optical transceivers for a new era of data centres and cloud systems. DIMENSION will realise three demonstrators: A short-reach transmitter for intra-datacenter operation addressing the 400 GbE-LR8 (IEEE 802.3bs) standard making use of an array of directly modulated lasers, pulse-amplitude-modulation (PAM4) techniques and 8 wavelength channels in the telecom O-band. A medium-reach transmitter for inter-datacenter applications beyond the 400 GbE-LR8 (IEEE 802.3bs) standard by providing a tuneable coherent transmitter for inter-datacenter and metro applications for link lengths in excess of 10km using a modulator integrated on the same chip. A novel laser directly grown on silicon photonics, operated at 25Gb/s in the telecom O-band demonstrating the significant cost-saving potential of the technologies pursued in DIMENSION.

Loading Leibniz Institute of Innovations for High Performance Microelectronics collaborators
Loading Leibniz Institute of Innovations for High Performance Microelectronics collaborators