Time filter

Source Type

Bahri N.,University of Sfax | Bahri N.,Laboratory of Electronics and Information Technology | Werda I.,University of Sfax | Werda I.,Laboratory of Electronics and Information Technology | And 10 more authors.
International Review on Computers and Software | Year: 2013

Real-time H.264/AVC high definition video encoding represents a challenging workload to most existing programmable processors. The new technologies of programmable processors such as Graphic Processor Unit (GPU) and multicore Digital signal Processor (DSP) offer a very promising solution to overcome these constraints. In this paper, an optimized implementation of H264/AVC video encoder on a single core among the six cores of TMS320C6472 DSP for Common Intermediate Format (CIF) (352×288) resolution is presented in order to move afterwards to a multicore implementation for standard and high definitions (SD,HD). Algorithmic optimization is applied to the intra prediction module to reduce the computational time. Furthermore, based on the DSP architectural features, various structural and hardware optimizations are adopted to minimize external memory access. The parallelism between CPU processing and data transfers is fully exploited using an Enhanced Direct Memory Access controller (EDMA). Experimental results show that the whole proposed optimizations, on a single core running at 700 MHz for CIF resolution, improve the encoding speed by up to 42.91%. They allow reaching the real-time encoding 25 f/s without inducing any Peak Signal to Noise Ratio (PSNR) degradation or bit-rate increase and make possible to achieve real time implementation for SD and HD resolutions when exploiting multicore features. © 2013 Praise Worthy Prize S.r.l. - All rights reserved. Source

Discover hidden collaborations