Key Laboratory of Analog Integrated Circuit

Chongqing, China

Key Laboratory of Analog Integrated Circuit

Chongqing, China

Time filter

Source Type

Zhang J.-A.,University of Electronic Science and Technology of China | Zhang J.-A.,Key Laboratory of Analog Integrated Circuit | Li G.-J.,University of Electronic Science and Technology of China | Zhang R.-T.,Key Laboratory of Analog Integrated Circuit | And 4 more authors.
IEICE Electronics Express | Year: 2014

A 2.5GHz Direct Digital Frequency Synthesizer (DDS) with spurious noise cancellation is presented. Seven auxiliary DDSs have been used as spur cancellers which can generate opposition signal to counteract the spurs in DDS's output spectrum. Principle of spur cancellation and its implementation scheme is discussed. Key steps of spur cancellation procedure are also described. This DDS is implemented in a 0.18μm CMOS technology, occupies 4.6mm × 4.2mm including bond pads. Measured performance is SFDR > 58 dB for output signal frequencies up to 1 GHz, more than 20 dB's improvement is achieved comparing to its intrinsic SFDR performance. © IEICE 2014.


Jun-an Z.,University of Electronic Science and Technology of China | Jun-an Z.,Key Laboratory of Analog Integrated Circuit | Guangjun L.,University of Electronic Science and Technology of China | Ruitao Z.,Key Laboratory of Analog Integrated Circuit | And 3 more authors.
Analog Integrated Circuits and Signal Processing | Year: 2014

A 2.5 GHz direct digital frequency synthesizer (DDS) in 0.18 μm CMOS is presented. This DDS has a 32 bit phase word and uses an optimized excess-four Coordinated Rotation Digital Computer (CORDIC) arithmetic to achieve phase to amplitude conversion (SFDR as 113 dB). A time interleaved architecture is used to achieve 2.5 GHz high speed. Fundamental principle of CORDIC and four practical considerations in circuit implementation are also presented. This 2.5 GHz DDS (with an embedded 14 bit current steering DAC) is implemented in a 0.18 μm CMOS technology, occupies 4.6 mm × 4.2 mm including bond pads. Measured performance is SFDR >58 dB (spur cancelled) and narrowband SFDR >84 dB for output signal frequencies up to 1 GHz. © 2014, Springer Science+Business Media New York.

Loading Key Laboratory of Analog Integrated Circuit collaborators
Loading Key Laboratory of Analog Integrated Circuit collaborators