JNTUCEA

Anantapur, India
Anantapur, India

Time filter

Source Type

Peddakotla S.,JNTUCEA | Kuppa S.R.A.,JNTUCEA
Journal of Control, Automation and Electrical Systems | Year: 2016

This paper proposes a cuckoo search (CS) algorithm, a stochastic heuristic algorithm, combined with the most familiar genetic algorithm (GA) to seek optimal location(s) of FACTS devices in a multi-machine power system. The intention of hybridizing GA with CS algorithm is to improve the quality of solution through expanding the search space and speed of convergence. The run time and the required function evaluation number(generations) for acquiring optimum by the modified algorithm are generally smaller than the basic algorithm. Identification of the best location for FACTS is a vital task as they are expensive to use. Here, three emerging and dissimilar kinds of FACTS devices, namely Unified Power Flow Controller, Thyristor Controlled Series Capacitor and Interline Power Flow Controller, are chosen for optimum locations and are modeled for steady-state studies. The optimal location and size of these FACTS devices, including installation costs, are computed utilizing the real power losses of the system as the objective function to be minimized. The feasibility of the proposed method is demonstrated for IEEE 30 bus power system network using MATLAB working platform. The results show that the proposed approach, with good stability, has better convergence and the simultaneous use of several kinds of FACTS controllers is the most efficient solution to improve the voltage profile with minimum power loss of the system. © 2015, Brazilian Society for Automatics--SBA.


Chandra Sekar K.,Sri sai Institute of Technology and Science | Giri Prasad M.N.,JNTUCEA
International Journal of Applied Engineering Research | Year: 2015

In this research work a novel color correction algorithm for enhancing the color of digital images captured from low resolution cell 41phone cameras is proposed here. The procedure involves capturing images using various cell phones like Samsung, Nokia and Lenova having resolution of 2 mega pixels, 3 mega pixels and 5 mega pixels respectively. The scope of the work includes image acquisition using cell phones of various resolutions. The captured images are subjected to histogram analysis as an indication of preprocessing. The histogram equalization and clipping is done to increase the global contrast and reduce the dynamic range. Then Transportation Map Registration (TMR) filter is used for removing any artifacts present in the extracted images. Feed Forward Neural Network (FNN) trained with Back Propagation Algorithm (BPA) is used for efficient retrieval of the images based on its content. The coefficients of curvelet and wavelet transforms are used to estimate the Gaussian mixture model (GMM), Resolution Synthesis Color Correction (RSCC) and Generalized Gaussian mixture model (GGMM). The output of these color correction algorithms are being fused to get an optimized result. The performance of the proposed method to other existing color correction algorithms on cell phone camera (various resolution) images obtained from different sources are compared. The subjective and objective quality analysis is carried out to substantiate that the new color correction algorithm provides improved quality over the existing methods. © Research India Publications.


Ajitha D.,JNTUCEA | Ramanaiah K.V.,Yogi Vemana University | Sumalatha V.,JNTUCEA
2015 IEEE Student Conference on Research and Development, SCOReD 2015 | Year: 2015

In general, Decimal adder has significant importance in arithmetic circuits for decimal addition. In the near future, high density arithmetic circuits can be achieved with the advantage of the small size of dots in QCA. Quantum - dot Cellular Automata (QCA) is an emerging approach for nano devices to construct the digital circuits. This paper presents a new correction logic for single-digit BCD adder and constructed to perform the decimal addition in an efficient manner. The proposed optimized single-digit BCD adder reduced the number of cells and achieved an improvement in speed compared to the existing BCD adder designs. Also, the proposed decimal adder offers a 21% improvement in speed with the almost same area as the CFA based adder. © 2015 IEEE.


Ajitha D.,JNTUCEA | Ramanaiah K.V.,Yogi Vemana University | Sumalatha V.,JNTUCEA
2014 International Conference on Advances in Electronics, Computers and Communications, ICAECC 2014 | Year: 2015

The IC technology is tremendously growing day by day to improve the performance of the circuits structure in a compact and high density form. This tiny IC arena started and introduced the Quantum-dot cellular Automata (QCA) to overcome the pitfalls of conventional CMOS technology throughput. In order to bring a new phase of IC design in an optimized & efficient manner, we proposed, cascading serial bit stream comparator with majority voter and inverter using QCA technology. The proposed method shows comparatively better results in terms of the number of gates & clock zones. The obtained result shows that 28% of logic gate area is saved compared to the conventional design. Further, it requires less number of gates for cascading to compare the two n-bit numbers. © 2014 IEEE.


Devaraju T.,JNTUCEA | Kumar M.V.,JNTUCEA | Reddy V.C.V.,SVUCE
Journal of Theoretical and Applied Information Technology | Year: 2010

Custom Power devices like Dynamic voltage restorer and STATCOM are normally employed as a solution for mitigation of power quality problems like voltage sag and swell. In this paper new voltage sag compensators based on an autotransformer and an IGBT switched by PWM technique and Hysteresis Voltage Control (HVC) method are compared. These two schemes are able to recognize the voltage sag condition quickly, and it can correct the correct the voltage by boosting the input voltage during voltage sag events. Different voltage sag events have been simulated by MATLAB/Simulink software. The results of simulations verify the ability of both methods to mitigate voltage sag events. © 2005 - 2010 JATIT & LLS.


Vara Prasad P.,DBS Institute of Technology | Hariprakash R.,JC Engg. and Technology | Durga Prasad B.,JNTUCEA
ARPN Journal of Engineering and Applied Sciences | Year: 2016

Methyl ester of crude rice bran oil (CRME) is an underutilized non-edible biodiesel which is abundantly produced in the form of crude rice bran oil in India and most of the Asian countries. This study evaluates the performance, emission, and combustion characteristics of a naturally aspirated direct injection compression ignition (DICI) engine which is fuelled with, high speed-diesel (HD), B20R (20% CRME blended with 80% diesel fuel) operated under 80% load and full load for fuel injection pressures (FIP) from 200bar to 240bar with increment in a step of 10bar at standard injection timing (SIT) 23° before top dead centre (bTDC), at rated speed of 1500 rpm. Finally at the end, the test results showed improved results for B20R in terms of brake thermal efficiency and emissions such as smoke opacity, hydro carbons (HC), carbon monoxide (CO), and nitrogen oxides (NOx) at 230bar FIP. © 2006-2016 Asian Research Publishing Network (ARPN).

Loading JNTUCEA collaborators
Loading JNTUCEA collaborators