Time filter

Source Type

Lannion, France

Devaux L.,Irisa University Of Rennes | Ben Sassi S.,Irisa University Of Rennes | Pillement S.,Irisa University Of Rennes | Chillet D.,Irisa University Of Rennes | Demigny D.,Irisa University Of Rennes
International Journal of Reconfigurable Computing

The dynamic and partial reconfiguration of FPGAs enables the dynamic placement in reconfigurable zones of the tasks that describe an application. However, the dynamic management of the tasks impacts the communications since tasks are not present in the FPGA during all computation time. So, the task manager should ensure the allocation of each new task and their interconnection which is performed by a flexible interconnection network. In this article, various communication architectures, in particular interconnection networks, are studied. Each architecture is evaluated with respect to its suitability for the paradigm of the dynamic and partial reconfiguration in FPGA implementations. This study leads us to propose the DRAFT network that supports the communication constraints into the context of dynamic reconfiguration. We also present DRAGOON, the automatic generator of networks, which allows to implement and to simulate the DRAFT topology. Finally, DRAFT and the two most popular Networks-on-Chip are implemented in several configurations using DRAGOON, and compared considering real implementation results. Copyright © 2010 Ludovic Devaux et al. Source

Discover hidden collaborations