Entity

Time filter

Source Type

Argentina

Gomez Lopez M.A.,FACET UNT | Goy C.B.,FACET UNT | Herrera M.C.,FACET UNT
IEEE Latin America Transactions | Year: 2013

This work describes the first teaching experience of FPGA-based embedded digital systems at Facultad de Ciencias Exactas e Ingeniería, Universidad Nacional de Tucumán, Argentina. The course contents, modality and ways to assess student learning are detailed, also results obtained from student assessment and from course evaluation are presented. Hardware description languages are strategically taught to student with basic knowledge of digital systems. The course is oriented to electronics engineering advanced students and professionals from exact sciences' area. Course contents include VHDL language learning, practical work realization, and FPGA-based system design as a final evaluation. The course evaluation is performed by means of quantitative results obtained from student assessment-considering realized practical work and FPGA-based system design-and from an inquest answered by the learning group. © 2003-2012 IEEE. Source


Cordoba L.P.,FACET UNT | Lopez M.A.G.,FACET UNT | Goy C.B.,FACET UNT | Herrera M.C.,FACET UNT
IEEE Latin America Transactions | Year: 2013

This work presents the design and the implementation of a two-channels recording system and its adaptation to a FPGA-based acquisition system. The recorded signals are Electrocardiogram (ECG) and Intraventricular Pressure (IVP). Elements and circuits needed to incorporate the newly developed recording system to a previously developed FPGA-based Conductance Catheter System SCC are also presented. The result is a fully integrated system, in which the evaluation of each channel is carried out. ECG amplifier is evaluated by means of frequency response and common mode rejection ratio. Filter frequency response and two calibration methods, over 0-150 mmHg and 150-300 mmHg ranges, are used to evaluate PIV channel. Finally analogical to digital conversion and communication between two-channels recording system and FPGA-based acquisition system are tested. Satisfactory results are obtained. © 2003-2012 IEEE. Source

Discover hidden collaborations