Entity

Time filter

Source Type

Bangalore, India

Sudir P.,SJCIT | Ravishankar M.,DSCE
Advances in Intelligent Systems and Computing | Year: 2014

Proposed approach explores a new framework for Curved video text detection and extraction by utilizing fast texture descriptor LU-transform and Maximal H-Transform for the text detection. Connected Component filtering method and Nearest Neighborhood (NN) constraint is utilized for false positive elimination. B-Spline curve is fitted to centroid of each character and each oriented character is vertically aligned by finding angle that aligns the normal vector to the vertical axis. The aligned text string is fed to OCR for recognition. Experiments on various curved video data and Hua’s horizontal video text dataset shows that proposed method is efficacious and robust in detecting and recognizing multioriented videotext. © Springer International Publishing Switzerland 2015. Source


Jamuna S.,DSCE
2012 International Conference on Devices, Circuits and Systems, ICDCS 2012 | Year: 2012

Today Field Programmable Gate Arrays (FPGAs) are widely used in many applications. These FPGAs are prone to different types of faults similar to other complicated integrated circuit chips. Faults may occur due to many reasons like environmental conditions or aging of the device. The rate of occurrence of permanent faults can be quite high in emerging technologies, and hence there is a need for periodic testing of such FPGAs. The Configurable Logic Blocks (CLBs) are the main logic resources for implementing sequential as well as combinatorial circuits. Built-in self-test (BIST) is a design technique that allows a circuit to test itself. It is a set of structured-test techniques for combinational and sequential logic, memories, multipliers and other embedded logic blocks. BIST controller coordinates the operations of different blocks of the BIST. BIST controller is designed to work in different modes. Here, we introduce a new approach for FPGA testing that exploits the reprogramability of an FPGA to create the BIST logic by configuring it only during off-line testing. In this way, testability is achieved without any overhead, since the BIST logic "disappears" when the circuit is reconfigured for its normal system operation. We are implementing a restartable logic BIST controller for the configurable logic blocks in Virtex-5 FPGAs by using the resources of FPGA itself. We have used XILINX ISE12.1 for simulation and synthesis. © 2012 IEEE. Source


Srividya B.V.,DSCE | Akhila S.,BMSCE
Proceedings of International Conference on Circuits, Communication, Control and Computing, I4C 2014 | Year: 2014

Public key cryptosystem or the asymmetric crypto system is more secure than secret key method because of a pair of related keys used by both sender and receiver. The problem in most of the cryptosystem is that the plain text is considered as an integer number that leads poor security. In this paper we propose an efficient Bezier curve based public key cryptography technique over Galois field GF(pm), where p=2,3,5,7. Here the plaint text is considered as a (x, y) coordinate over curve elements. © 2014 IEEE. Source


Prasanna Kumar A.M.,ACS Engineering College | Suresh K.,DSCE
Lecture Notes in Electrical Engineering | Year: 2013

Spatial filtering for mobile communications has attracted a lot of attention over the last decade and is currently considered a very promising technique that will help future cellular networks achieve their ambitious goals. One way to accomplish this is via array signal processing with algorithms which estimate the direction-of-arrival (DOA) of the received waves from the mobile users. This paper evaluates the performance of a number of DOA estimation algorithms. In all cases, a linear antenna array at the base station is assumed to be operating typical cellular environment. © 2013 Springer. Source


Siddappaji,BMS College of Engineering | Sudha K.L.,DSCE
Proceedings - 2015 International Conference on Communication, Information and Computing Technology, ICCICT 2015 | Year: 2015

This paper compares the performance analysis of our proposed New Time Varying LMS (NTVLMS) algorithm with other well-known adaptive algorithms such as LMS, NLMS, RVSSLMS, NVSSLMS and TVLMS algorithm. These algorithms have been tested for their adaptive noise cancellation capabilities in the context of stationary signal corrupted by additive white Gaussian noise. The parameters Convergence rate, output SNR are used to analyse the performance. The computer simulation results show that the performance of proposed NTVLMS algorithm is better compared to the other algorithms. © 2015 IEEE. Source

Discover hidden collaborations