Time filter

Source Type

Reddy V.V.,AP Transco AP Transco andhrapradesh | Paleti S.,Anurag Engineering College andhrapradesh
Proceedings - ICETEEEM 2012, International Conference on Emerging Trends in Electrical Engineering and Energy Management | Year: 2012

Design and Simulation of single stage Single Switch electronic ballast by integrating a SEPIC power factor corrector for fluorescent lamp is presented in this paper. The simulation is done for 20W fluorescent lamp in MATLAB/Simulink environment The input is 220ν,1-Φ AC supply at 50Hz. The circuit presents an input LC configuration, to shape the input line current and also to reduce the unwanted disturbances injected from the high frequency electronic ballast into the mains. The circuit also comprises of SEPIC which acts as an inherent PFC. Single stage topology has been taken into consideration which reduces the requirement of extra power switches. By integrating the power switches used in SEPIC and current-fed resonant inverter, new single stage electronic ballast is implemented which is used to both correct the input power factor and drive the fluorescent lamp. Simulation results are provided to justify all the theoretical analysis on a 20-W CFL. © 2012 IEEE.

Loading AP Transco AP Transco andhrapradesh collaborators
Loading AP Transco AP Transco andhrapradesh collaborators